Dr. Bassem Al-Halabi, S&E362	October 25, 2000	
Name:	Grade:	/10

• CDA3201C • Intro. to Logic Design • V.P. Nelson, .. • Fall 2000 •

Q7-Sample, Page 1/1

[10] **1**) The following sequential circuit has two negative-edge-triggered flip-flops. Complete the timing diagram and clearly indicate the level changes at every clock transition.



